| 000 | 01062nam a22002417a 4500 | ||
|---|---|---|---|
| 003 | OSt | ||
| 005 | 20250925170635.0 | ||
| 008 | 240314b ||||| |||| 00| 0 eng d | ||
| 040 | _c0 | ||
| 082 | _aDPer 621.381 In821 August 2022 v. 37 n. 8 | ||
| 100 |
_aZhou, Yu. _eauthor. _954735 |
||
| 245 |
_aGraph model-based generative layout optimalization for heterogenous SiC multichip power module with reduced and balanced parasitic inductance / _cYu Zhou, Yuting Jin, Yu Chen, Haoze Luo, Wuhua Li, and Xiangning He. |
||
| 260 |
_aNew York ; _bThe Institute of Electrical and Electronics Engineers, Inc. , _cAugust 2022. |
||
| 300 |
_aVolume 37, pages 9298-9313 : _bIllustration ; _c28 cm. |
||
| 500 | _aIEEE Transitions on Power Electronics, v. 37 n. 8, pages 9298-9313, August 2022. | ||
| 700 |
_aZhou, Yu. _eauthor. _954735 |
||
| 700 |
_aJin, Yuting. _eauthor. _954736 |
||
| 700 |
_aChen, Yu. _eauthor. _954737 |
||
| 700 |
_aLuo, Haoze. _eauthor. _954738 |
||
| 700 |
_aLi, Wuhua. _eauthor. _954739 |
||
| 700 |
_aHe, Xiangning. _eauthor. _954740 |
||
| 942 |
_2ddc _cPER |
||
| 999 |
_c19696 _d19696 |
||