000 01065nam a22002177a 4500
003 OSt
005 20250827113358.0
008 240308b ||||| |||| 00| 0 eng d
040 _c0
082 _aDPer 621.317 Ie21 July 2022 v.37 n. 7
100 _aDewani, Rahul.
_eauthor.
_954244
245 _aA general multilevel polygonal space vector generation scheme with reduced switching for the inverter and harmonic suppression using a switched-capacitive filter for the full modulation range /
_cRahul Dewani, K. Gopakumar, Umanand Loganathan, and Subhashish Bhattacharya
260 _aNew York ;
_bThe Institute of Electrical and Electronics Engineers, Inc. ,
_cJuly 2022.
300 _avolume 37, pages 8167-8176 :
_billustration ;
_c28 cm.
500 _a IEEE Transactions on Power Electronics, vol. 37, no. 7, pages 8167-8176, July 2022.
700 _aDewani, Rahul.
_eauthor.
_954244
700 _aGopakumar, K.
_eauthor.
_954245
700 _aLoganathan, Umanand.
_eauthor.
_954246
700 _aBhattacharya, Subhashish.
_eauthor.
_954247
942 _2ddc
_cPER
999 _c19576
_d19576